CS350: Operating Systems Lecture 5: Synchronization

Ali Mashtizadeh

University of Waterloo

Outline

- Synchronization and memory consistency review
- 2 C11 Atomics
- Cache coherence the hardware view
- ① Deadlock
- **6** OS Implementation

Motivation

$$T(n) = T(1) \left(B + \frac{1}{n}(1 - B)\right)$$

- Amdahl's law
 - ightharpoonup T(1): the time one core takes to complete the task
 - B: the fraction of the job that must be serial
 - n: the number of cores
- Suppose n were infinity!
- Amdahl's law places an ultimate limit on parallel speedup
- Problem: synchronization increases serial section size
- Scalable Commutativity Rule: "Whenever interface operations commute, they can be implemented in a way that scales" [Clements]

Locking Basics

```
pthread_mutex_t m;
pthread_mutex_lock(&m);
cnt = cnt + 1; /* critical section */
pthread mutex unlock(&m);
```

- Only one thread can hold a lock at a time
- Makes critical section atomic
- When do you need a lock?
 - Anytime two or more threads touch data and at least one writes
- Rule: Never touch data unless you hold the right lock

Fine-grained Locking

```
struct list head *hash tbl[1024];
/* Coarse-grained Locking */
mutex t m:
mutex lock(&m);
struct list_head *pos = hash_tbl[hash(key)];
/* walk list and find entry */
mutex unlock(&m);
/* Fine-grained Locking */
mutex t bucket[1024];
int index = hash(kev);
mutex lock(&bucket[index]);
struct list_head *pos = hash_tbl[index];
/* walk list and find entry */
mutex unlock(&bucket[index]);
```

Which of these is better?

Memory reordering danger

- Suppose no sequential consistency & don't compensate
- Hardware could violate program order

• If atomic_inc called at /* danger */, bad val ensues!

Ordering requirements

```
void atomic_inc (var *v) {
  while (test_and_set (&v->lock))
  ;
  v->val++;
  /* danger */
  v->lock = 0;
}
```

- Must ensure all CPUs see the following:
 - 1. v->lock was set before v->val was read and written
 - 2. v->lock was cleared after v->val was written
- How does #1 get assured on x86?
 - Recall test_and_set uses xchgl %eax,(%edx)
- How to ensure #2 on x86?

Ordering requirements

```
void atomic_inc (var *v) {
  while (test_and_set (&v->lock))
  ;
  v->val++;
  /* danger */
  v->lock = 0;
}
```

- Must ensure all CPUs see the following:
 - 1. v->lock was set *before* v->val was read and written
 - 2. v->lock was cleared after v->val was written
- How does #1 get assured on x86?
 - Recall test_and_set uses xchgl %eax,(%edx)
 - xchgl instruction always "locked," ensuring barrier
- How to ensure #2 on x86?

Ordering requirements

```
void atomic_inc (var *v) {
  while (test_and_set (&v->lock))
  ;
  v->val++;
  asm volatile ("sfence" ::: "memory");
  v->lock = 0;
}
```

- Must ensure all CPUs see the following:
 - 1. v->lock was set before v->val was read and written
 - 2. v->lock was cleared after v->val was written
- How does #1 get assured on x86?
 - Recall test_and_set uses xchgl %eax,(%edx)
 - xchgl instruction always "locked," ensuring barrier
- How to ensure #2 on x86?
 - Might need fence instruction after, e.g., non-temporal stores

MIPS Spinlocks

```
LL rt, offset(rb) - Load Linked
   rt ← memorv[rb+offset]

    SC rt, offset(base) - Store conditional (sets rt 0 if not atomic)

   ▶ if atomic w.r.t. prior LL memory [rb+offset] \leftarrow rt, rt \leftarrow 1
   \triangleright else rt \leftarrow 0
# spinlock data t spinlock data testandset(spinlock data t *sd)
   11 v0, \theta(a0) # v0 = *sd (Load Linked)
   addi t1, zero, 1 # t1 = 1
sc t1, \theta(a\theta) # *sd = t1 (Store Conditional)
   bne t1, zero, 1f # if SC not failed
                              # branch delay slot
   nop
   addi v0, zero, 1 # return 1 on failure
           ra
                           # return to caller
                              # branch delay slot
   nop
```

- MIPS I (SYS/161) is sequentially consistent \rightarrow no barriers needed
- Later MIPS processors need SYNC memory barrier

OS/161 Spinlock Acquire

```
void spinlock acquire(struct spinlock *lk)
 struct cpu *mycpu;
 splraise(IPL NONE, IPL HIGH);
 /* this must work before curcpu initialization */
 if (CURCPU EXISTS()) {
   mvcpu = curcpu->c self;
   if (lk->lk holder == mvcpu) {
    panic("Deadlock on spinlock %p\n", lk);
 } else {
   mycpu = NULL;
```

OS/161 Spinlock Acquire Con't

```
void spinlock acquire(struct spinlock *lk)
 while (1) {
   /*
    * First check if the lock is busy to reduce
     coherence traffic (more on this later).
   if (spinlock data get(&lk->lk lock) != 0) {
    continue;
      Attempt to acquire the lock */
      (spinlock data testandset(&lk->lk lock) != 0) {
    continue;
   break:
 ĺk->lk holder = mycpu;
```

Outline

- Synchronization and memory consistency review
- 2 C11 Atomics
- Cache coherence the hardware view
- ① Deadlock
- OS Implementation

Atomics and Portability

- Lots of variation in atomic instructions, consistency models, compiler behavior
- Results in complex code when writing portable kernels and applications
- Still a big problem today: Your laptop is x86, your cell phone is ARM
 - x86: Total Store Order Consistency Model, CISC
 - arm: Relaxed Consistency Model, RISC
- Fortunately, the new C11 standard has builtin support for atomics
 - Enable in GCC with the -std=c11 flag
- Also available in C++11, but not discussed today...

C11 Atomics: Basics

- Portable support for synchronization
- New atomic type: e.g., _Atomic(int) foo
 - ightharpoonup All standard ops (e.g., +, -, /, *) become sequentially consistent
 - Plus new intrinsics available (cmpxchg, atomic increment, etc.)
- atomic_flag is a special type
 - Atomic boolean value without support for loads and stores
 - Must be implemented lock-free
 - All other types might require locks, depending on the size and architecture
- Fences also available to replace hand-coded memory barrier assembly

Memory Ordering

- several choices available
 - memory_order_relaxed: no memory ordering
 - memory_order_consume
 - memory_order_acquire
 - 4. memory_order_release
 - 5. memory_order_acq_rel
 - 6. memory_order_seq_cst: full sequential consistency
- What happens if the chosen model is mistakenly too weak? Too Strong?
- Suppose thread 1 releases and thread 2 acquires
 - Thread 1's preceding writes can't move past the release store
 - Thread 2's subsequent reads can't move before the acquire load
 - Warning: other threads might see a completely different order

Example 1: Atomic Counters

Example 2: Producer, Consumer

```
struct message msg buf;
Atomic( Bool) msg ready;
void send(struct message *m) {
   msg buf = *m;
   atomic thread fence(memory order release);
   atomic store explicit(&msg ready, 1,
      memory order relaxed);
struct message *recv(void) {
   Bool ready = atomic load explicit(&msg ready,
      memory order relaxed);
   if (!readv)
      return NULL:
   atomic thread fence(memory order acquire);
   return &msg buf;
```

Example 3: A Spinlock

- Spinlocks are similar to Mutexes
- Kernel's use these for small critical regions
 - Busy wait for others to release the lock
 - No sleeping and yielding to other Threads

Outline

- Synchronization and memory consistency review
- 2 C11 Atomics
- 3 Cache coherence the hardware view
- ① Deadlock
- **6** OS Implementation

Overview

- Coherence
 - concerns accesses to a single memory location
 - makes sure stale copies do not cause problems
- Consistency
 - concerns apparent ordering between multiple locations

Multicore Caches

- Performance requires caches
- Caches create an opportunity for cores to disagree about memory
- Bus-based approaches
 - "Snoopy" protocols, each CPU listens to memory bus
 - Use write through and invalidate when you see a write bits
 - Bus-based schemes limit scalability
- Modern CPUs use networks (e.g., hypertransport, UPI)
- Cache is divided into chuncks of bytes called cache lines
 - 64-bytes is a typical size

3-state Coherence Protocol (MSI)

- Each cache line is one of three states:
- Modified (sometimes called Exclusive)
 - One cache has a valid copy
 - That copy is stale (needs to be written back to memory)
 - Must invalidate all copies before entering this state
- Shared
 - One or more caches (and memory) have a valid copy
- Invalid
 - Doesn't contain any data
- Transitions can take 100–2000 cycles

Core and Bus Actions

- Core has three actions:
- Read (load)
 - Read without intent to modify, data can come from memory or another cache
 - Cacheline enters shared state
- Write (store)
 - Read with intent to modify, must invalidate all other cache copies
 - Cacheline in shared (some protocols have an exclusive state)
- Evict
 - Writeback contents to memory if modified
 - Discard if in shared state

Implications for Multithreaded Design

- Lesson #1: Avoid false sharing
 - Processor shares data in cache line chunks
 - Avoid placing data used by different threads in the same cache line
- Lesson #2: Align structures to cache lines
 - Place related data you need to access together
 - Alignment in C11/C++11: alignas(64) struct foo f;
- Lesson #3: Pad data structures
 - Arrays of structures lead to false sharing
 - Add unused fields to ensure alignment
- Lesson #4: Avoid contending on cache lines
 - Reduce costly cache coherence traffic
 - Advanced algorithms spin on a cache line local to a core (e.g., MCS Locks)

Outline

- Synchronization and memory consistency review
- 2 C11 Atomics
- Cache coherence the hardware view
- 4 Deadlock
- **6** OS Implementation

The deadlock problem

```
mutex t m1, m2;
void f1(void *ignored) {
 lock(m1);
 lock(m2);
 /* critical section */
 unlock(m2);
 unlock (m1);
void f2 (void *ignored) {
 lock(m2):
 lock(m1);
 /* critical section */
 unlock(m1);
 unlock(m2);
```

Lesson: Dangerous to acquire locks in different orders

More deadlocks

- Same problem with condition variables
 - Suppose resource 1 managed by c_1 , resource 2 by c_2
 - ightharpoonup A has 1, waits on c_2 , B has 2, waits on c_1
- Or have combined mutex/condition variable deadlock:

```
mutex_t a, b;
cond_t c;
- lock(a); lock(b); while (!ready) wait(b, c);
unlock(b); unlock (a);
- lock(a); lock(b); ready = true; signal(c);
unlock(b); unlock(a);
```

- Lesson: Dangerous to hold locks when crossing abstraction barriers!
 - I.e., lock (a) then call function that uses condition variable

Deadlock conditions

- 1. Limited access (mutual exclusion):
 - Resource can only be shared with finite users
- 2. No preemption:
 - Once resource granted, cannot be taken away
- 3. Multiple independent requests (hold and wait):
 - Don't ask all at once (wait for next resource while holding current one)
- 4. Circularity in graph of requests
- All of 1–4 necessary for deadlock to occur
- Two approaches to dealing with deadlock:
 - Pro-active: prevention
 - Reactive: detection + corrective action

Prevent by eliminating one condition

- 1. Limited access (mutual exclusion):
 - ▶ Buy more resources, split into pieces, or virtualize to make "infinite" copies
 - ► Threads: threads have copy of registers = no lock
- 2. No preemption:
 - Physical memory: virtualized with VM, can take physical page away and give to another process!
- 3. Multiple independent requests (hold and wait):
 - Wait on all resources at once (must know in advance)
- 4. Circularity in graph of requests
 - Single lock for entire system: (problems?)
 - Partial ordering of resources (next)

Cycles and deadlock

- View system as graph
 - Processes and Resources are nodes
 - Resource Requests and Assignments are edges
- If graph has no cycles → no deadlock
- If graph contains a cycle
 - Definitely deadlock if only one instance per resource
 - Otherwise, maybe deadlock, maybe not
- Prevent deadlock with partial order on resources
 - **E.g.**, always acquire mutex m_1 before m_2
 - Statically assert lock ordering (e.g., VMware ESX)
 - Dynamically find potential deadlocks [Witness]

Outline

- Synchronization and memory consistency review
- 2 C11 Atomics
- Cache coherence the hardware view
- ① Deadlock
- **6** OS Implementation

Wait Channels

- OS locks (except spinlocks) use wait channels to manage sleeping threads
- void wchan_sleep(struct wchan *wc);
 - Blocks calling thread on wait channnel wc
 - Causes a context switch (e.g., thread_yield)
- void wchan_wakeall(struct wchan *wc);
 - Unblocks all threads sleeping on the wait channel
- void wchan_wakeone(struct wchan *wc);
 - Unblocks one threads sleeping on the wait channel
- void wchan_lock(struct wchan *wc);
 - Lock wait channel operations
 - Prevents a race between sleep and wakeone

OS/161 Semaphores

```
P(struct semaphore *sem) {
  spinlock acquire(&sem->sem lock);
 while (\overline{\text{sem}}->\overline{\text{sem}} count == \overline{0}) {
   /* Locking the wchan prevents a race on sleep */
   wchan lock(sem->sem wchan);
   /* Release spinlock before sleeping */
   spinlock release(&sem->sem lock);
   /* Wait channel protected by it's own lock */
   wchan sleep(sem->sem wchan);
   /* Recheck condition, no locks held */
   spinlock acquire(&sem->sem lock);
  sem->sem count--;
  spinlock release(&sem->sem lock);
V(struct semaphore *sem) {
  spinlock acquire(&sem->sem lock);
  sem->count++;
 wchan wakeone(sem->sem wchan);
  spinlock release(&sem->sem lock);
```